Parallel and pipelined implementations of injected numerator lattice digital filters
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Article |
| Published: |
2014
|
| Online Access: | http://scholarbank.nus.edu.sg/handle/10635/62578 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | National University of Singapore |
Be the first to leave a comment!