A compiler-controlled instruction cache architecture for an embedded low power microprocessor
10.1109/CIT.2005.3
Saved in:
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Conference or Workshop Item |
| Published: |
2014
|
| Online Access: | http://scholarbank.nus.edu.sg/handle/10635/68749 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | National University of Singapore |
| id |
sg-nus-scholar.10635-68749 |
|---|---|
| record_format |
dspace |
| spelling |
sg-nus-scholar.10635-687492023-10-26T20:33:42Z A compiler-controlled instruction cache architecture for an embedded low power microprocessor Zhu, X. Tay, T.T. ELECTRICAL & COMPUTER ENGINEERING 10.1109/CIT.2005.3 Proceedings - Fifth International Conference on Computer and Information Technology, CIT 2005 2005 815-821 2014-06-19T02:52:47Z 2014-06-19T02:52:47Z 2005 Conference Paper Zhu, X., Tay, T.T. (2005). A compiler-controlled instruction cache architecture for an embedded low power microprocessor. Proceedings - Fifth International Conference on Computer and Information Technology, CIT 2005 2005 : 815-821. ScholarBank@NUS Repository. https://doi.org/10.1109/CIT.2005.3 http://scholarbank.nus.edu.sg/handle/10635/68749 000233234000139 Scopus |
| institution |
National University of Singapore |
| building |
NUS Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NUS Library |
| collection |
ScholarBank@NUS |
| description |
10.1109/CIT.2005.3 |
| author2 |
ELECTRICAL & COMPUTER ENGINEERING |
| author_facet |
ELECTRICAL & COMPUTER ENGINEERING Zhu, X. Tay, T.T. |
| format |
Conference or Workshop Item |
| author |
Zhu, X. Tay, T.T. |
| spellingShingle |
Zhu, X. Tay, T.T. A compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| author_sort |
Zhu, X. |
| title |
A compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| title_short |
A compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| title_full |
A compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| title_fullStr |
A compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| title_full_unstemmed |
A compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| title_sort |
compiler-controlled instruction cache architecture for an embedded low power microprocessor |
| publishDate |
2014 |
| url |
http://scholarbank.nus.edu.sg/handle/10635/68749 |
| _version_ |
1781783059223281664 |