Modelling, analysis and design of cascaded forward and interleaved converter for powering future microprocessors

Modelling, analysis and design of cascaded forward and interleaved converter for powering future microprocessors

Proceedings of the International Conference on Power Electronics and Drive Systems

Saved in:
Bibliographic Details
Main Authors: Singh, R.P., Khambadkone, A.M., Samudra, G.S., Liang, Y.C.
Other Authors: ELECTRICAL & COMPUTER ENGINEERING
Format: Conference or Workshop Item
Published: 2014
Subjects:
Forward converter
Interleaved converter
Terms-DC-DC converter
Two-stage
Voltage regulating module (VRM)
Online Access:http://scholarbank.nus.edu.sg/handle/10635/71007
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore

Internet

http://scholarbank.nus.edu.sg/handle/10635/71007

Similar Items