Reducing tag activities for power efficiency in I-cache memory
10.1109/ICCCAS.2006.285242
Saved in:
Main Authors: | Xiaoping, Z., Tiow, T.T. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/71591 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A runtime auto scalable Power-Efficient Instruction-Cache design
by: Tiow, T.T., et al.
Published: (2014) -
Codes reallocation and prediction for power efficiency in I-cache memory
by: Zhu, X., et al.
Published: (2014) -
Efficient Tag Path Authentication Protocol with Less Tag Memory
by: WANG, Hongbing, et al.
Published: (2016) -
Low-power instruction-caches design for embedded microprocessors
by: ZHU XIAOPING
Published: (2010) -
Power efficient ultra-wideband radio frequency identification tag with time hopping
by: Ang, Boon Ping
Published: (2009)