An analytical approach for fast and accurate design space exploration of instruction caches
10.1145/2539036.2539039
Saved in:
Main Authors: | Liang, Y., Mitra, T. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/77815 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Static analysis for Fast and accurate design space exploration of caches
by: Liang, Y., et al.
Published: (2013) -
Design space exploration of caches using compressed traces
by: Li, X., et al.
Published: (2013) -
Instruction cache optimizations for embedded systems
by: LIANG YUN
Published: (2010) -
DESIGN SPACE EXPLORATION TECHNIQUES FOR FPGA-BASED ACCELERATORS
by: ZHONG GUANWEN
Published: (2017) -
Incorporating energy and throughput awareness in design space exploration and run-time mapping for heterogeneous MPSoCs
by: Pham, N.K., et al.
Published: (2014)