Precise micro-architectural modeling for WCET analysis via AI+SAT
10.1109/RTAS.2013.6531082
Saved in:
Main Authors: | Banerjee, A., Chattopadhyay, S., Roychoudhury, A. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/78293 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Unified cache modeling for WCET analysis and layout optimizations
by: Chattopadhyay, S., et al.
Published: (2013) -
Modeling out-of-order processors for WCET analysis
by: Li, X., et al.
Published: (2013) -
Bus-aware multicore WCET analysis through TDMA offset bounds
by: Kelter, T., et al.
Published: (2013) -
Scalable and precise refinement of cache timing analysis via model checking
by: Chattopadhyay, S., et al.
Published: (2013) -
A unified WCET analysis framework for multi-core platforms
by: Chattopadhyay, S., et al.
Published: (2013)