Scaling BDD-based timed verification with simulation reduction
Digitization is a technique that has been widely used in real-time model checking. With the assumption of digital clocks, symbolic model checking techniques (like those based on BDDs) can be applied for real-time systems. The problem of model checking real-time systems based on digitization is that...
Saved in:
Main Authors: | NGUYEN, Truong Khanh, TAN, Tian Huat, SUN, Jun, LI, Jiaying, LIU, Yang, CHEN, Manman, DONG, Jin Song |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2016
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/4944 https://ink.library.smu.edu.sg/context/sis_research/article/5947/viewcontent/scaling_bdd.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
CELL: A compositional verification framework
by: JI, Kun, et al.
Published: (2013) -
Integrating specification and programs for system modeling and verification
by: SUN, Jun, et al.
Published: (2009) -
A verification system for interval-based specification languages
by: CHEN, Chunqing, et al.
Published: (2010) -
Improved BDD-based discrete analysis of timed systems
by: NGUYEN, Truong Khanh, et al.
Published: (2012) -
Symbolic model-checking of stateful timed CSP using BDD and digitization
by: NGUYEN, Truong Khanh, et al.
Published: (2012)