DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD

This Final Project focuses on USB Device 1.1 redesign process and USBLib-Win32 based Devais Driver design process that worked on Windows OS. Hence, the design of USB Device 1.1 is included an interface I/O designs, so needs a comprehensive methods testing for all aspect that can be occur, than it ca...

Full description

Saved in:
Bibliographic Details
Main Author: PURNA YUDHANTO (NIM 13205203), YUSUF
Format: Final Project
Language:Indonesia
Online Access:https://digilib.itb.ac.id/gdl/view/12813
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Institut Teknologi Bandung
Language: Indonesia
id id-itb.:12813
spelling id-itb.:128132017-09-27T10:18:46ZDESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD PURNA YUDHANTO (NIM 13205203), YUSUF Indonesia Final Project INSTITUT TEKNOLOGI BANDUNG https://digilib.itb.ac.id/gdl/view/12813 This Final Project focuses on USB Device 1.1 redesign process and USBLib-Win32 based Devais Driver design process that worked on Windows OS. Hence, the design of USB Device 1.1 is included an interface I/O designs, so needs a comprehensive methods testing for all aspect that can be occur, than it can be expected that design is compatible with another product. The Verification method includes Functional, In Circuit Verification and System Level Verification. The Prototype is implemented on Altera UP3 Education kit Altera Cyclone EP1C6Q240C8 board. On FPGA, the USB design that can work at max clock rate 127.84 MHz needs 1124 logic elements and 2048 bits memory. From the implementation and verification result using the device driver and the application tester, it can be concluded that the design can do complete enumeration and bulk transfer data with 0.415% error rate. text
institution Institut Teknologi Bandung
building Institut Teknologi Bandung Library
continent Asia
country Indonesia
Indonesia
content_provider Institut Teknologi Bandung
collection Digital ITB
language Indonesia
description This Final Project focuses on USB Device 1.1 redesign process and USBLib-Win32 based Devais Driver design process that worked on Windows OS. Hence, the design of USB Device 1.1 is included an interface I/O designs, so needs a comprehensive methods testing for all aspect that can be occur, than it can be expected that design is compatible with another product. The Verification method includes Functional, In Circuit Verification and System Level Verification. The Prototype is implemented on Altera UP3 Education kit Altera Cyclone EP1C6Q240C8 board. On FPGA, the USB design that can work at max clock rate 127.84 MHz needs 1124 logic elements and 2048 bits memory. From the implementation and verification result using the device driver and the application tester, it can be concluded that the design can do complete enumeration and bulk transfer data with 0.415% error rate.
format Final Project
author PURNA YUDHANTO (NIM 13205203), YUSUF
spellingShingle PURNA YUDHANTO (NIM 13205203), YUSUF
DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD
author_facet PURNA YUDHANTO (NIM 13205203), YUSUF
author_sort PURNA YUDHANTO (NIM 13205203), YUSUF
title DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD
title_short DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD
title_full DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD
title_fullStr DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD
title_full_unstemmed DESIGN, IMPLEMENTATION AND VERIFICATION USB DEVICE 1.1 ON FPGA BOARD
title_sort design, implementation and verification usb device 1.1 on fpga board
url https://digilib.itb.ac.id/gdl/view/12813
_version_ 1820728631186423808