Design and implementation of 32-bit SDRAM memory controller with optimized dynamic power using ASIC
Dynamic random access memory (DRAM) is one of the four primary technologies used in the memory hierarchies of a computer system. To improve the operational speed of DRAM, synchronous DRAM (SDRAM) is introduced. Besides, a memory controller is required to manage the data flow between the selected app...
Saved in:
Main Authors: | , , , |
---|---|
Format: | Conference or Workshop Item |
Published: |
2023
|
Subjects: | |
Online Access: | http://eprints.utm.my/108377/ http://dx.doi.org/10.1109/RSM59033.2023.10327104 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Universiti Teknologi Malaysia |