Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses

An integrated test scheduling methodology for multiprocessor System-on-Chips (SOC) utilizing the functional buses for test data delivery is described. The proposed methodology handles both flat bus single processor SOC and hierarchical bus multiprocessor SOC. It is based on a resource graph manipula...

Full description

Saved in:
Bibliographic Details
Main Authors: Hussin, Fawnizu Azmadi, Yoneda, Tomokazu, Orailoglu, Alex, Fujiwara, Hideo
Format: Conference or Workshop Item
Published: 2007
Subjects:
Online Access:http://eprints.utp.edu.my/3590/1/fawnizu_aspdac2008.pdf
http://eprints.utp.edu.my/3590/
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Teknologi Petronas
Be the first to leave a comment!
You must be logged in first