Hardware reduction in optical parallel interference cancellation

The success of parallel interference cancellation (PIC) to reduce the multiple access interference in the wireless CDMA communication systems has motivated the communication community to investigate the potential of PIC in the optical CDMA domain. However, the usage of PIC in optical domain will inc...

Full description

Saved in:
Bibliographic Details
Main Authors: N., Elfadel, A.A., Aziz, E., Idriss, A., Mohammed, N., Saad
Format: Conference or Workshop Item
Published: 2007
Subjects:
Online Access:http://eprints.utp.edu.my/429/1/paper.pdf
http://www.scopus.com/inward/record.url?eid=2-s2.0-50449085297&partnerID=40&md5=1b55333908ec9a0e4928e2e5cbe38b96
http://eprints.utp.edu.my/429/
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Teknologi Petronas
id my.utp.eprints.429
record_format eprints
spelling my.utp.eprints.4292017-01-19T08:27:08Z Hardware reduction in optical parallel interference cancellation N., Elfadel A.A., Aziz E., Idriss A., Mohammed N., Saad TK Electrical engineering. Electronics Nuclear engineering The success of parallel interference cancellation (PIC) to reduce the multiple access interference in the wireless CDMA communication systems has motivated the communication community to investigate the potential of PIC in the optical CDMA domain. However, the usage of PIC in optical domain will increase the demand for hardware complexity which results in higher processing time and cost. The hardware complexity increases in the receiver side of Optical PIC (OPIC) when the number of transmitter (users) increases. To overcome these difficulties, we propose a simple and efficient technique based mainly on the OPIC and referred as One Stage OPIC (OS-OPIC). Optical Orthogonal Code (OOC) is adopted as a signature sequence for the performance analysis and a new expression for the error probability is derived. The results show that the proposed method is effective to reduce the hardware complexity, processing time and cost while maintaining the same bit error probability at the cost of increasing the threshold value. ©2007 IEEE. 2007 Conference or Workshop Item NonPeerReviewed application/pdf http://eprints.utp.edu.my/429/1/paper.pdf http://www.scopus.com/inward/record.url?eid=2-s2.0-50449085297&partnerID=40&md5=1b55333908ec9a0e4928e2e5cbe38b96 N., Elfadel and A.A., Aziz and E., Idriss and A., Mohammed and N., Saad (2007) Hardware reduction in optical parallel interference cancellation. In: 4th IEEE and IFIP International Conference on Wireless and Optical Communications Networks, WOCN 2007, 2 July 2007 through 4 July 2007, Singapore. http://eprints.utp.edu.my/429/
institution Universiti Teknologi Petronas
building UTP Resource Centre
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Teknologi Petronas
content_source UTP Institutional Repository
url_provider http://eprints.utp.edu.my/
topic TK Electrical engineering. Electronics Nuclear engineering
spellingShingle TK Electrical engineering. Electronics Nuclear engineering
N., Elfadel
A.A., Aziz
E., Idriss
A., Mohammed
N., Saad
Hardware reduction in optical parallel interference cancellation
description The success of parallel interference cancellation (PIC) to reduce the multiple access interference in the wireless CDMA communication systems has motivated the communication community to investigate the potential of PIC in the optical CDMA domain. However, the usage of PIC in optical domain will increase the demand for hardware complexity which results in higher processing time and cost. The hardware complexity increases in the receiver side of Optical PIC (OPIC) when the number of transmitter (users) increases. To overcome these difficulties, we propose a simple and efficient technique based mainly on the OPIC and referred as One Stage OPIC (OS-OPIC). Optical Orthogonal Code (OOC) is adopted as a signature sequence for the performance analysis and a new expression for the error probability is derived. The results show that the proposed method is effective to reduce the hardware complexity, processing time and cost while maintaining the same bit error probability at the cost of increasing the threshold value. ©2007 IEEE.
format Conference or Workshop Item
author N., Elfadel
A.A., Aziz
E., Idriss
A., Mohammed
N., Saad
author_facet N., Elfadel
A.A., Aziz
E., Idriss
A., Mohammed
N., Saad
author_sort N., Elfadel
title Hardware reduction in optical parallel interference cancellation
title_short Hardware reduction in optical parallel interference cancellation
title_full Hardware reduction in optical parallel interference cancellation
title_fullStr Hardware reduction in optical parallel interference cancellation
title_full_unstemmed Hardware reduction in optical parallel interference cancellation
title_sort hardware reduction in optical parallel interference cancellation
publishDate 2007
url http://eprints.utp.edu.my/429/1/paper.pdf
http://www.scopus.com/inward/record.url?eid=2-s2.0-50449085297&partnerID=40&md5=1b55333908ec9a0e4928e2e5cbe38b96
http://eprints.utp.edu.my/429/
_version_ 1738655064251170816