High-Level Synthesis
307 p.
Saved in:
| Other Authors: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Springer
2017
|
| Subjects: | |
| Online Access: | http://repository.vnu.edu.vn/handle/VNU_123/30975 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Vietnam National University, Hanoi |
| Language: | English |
| id |
oai:112.137.131.14:VNU_123-30975 |
|---|---|
| record_format |
dspace |
| spelling |
oai:112.137.131.14:VNU_123-309752020-05-13T01:41:24Z High-Level Synthesis Coussy, Philippe Morawiec, Adam Engineering 307 p. The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be effectively adapted at higher levels of abstraction. In the SoCs context, the traditional IC design methodology relying on EDA tools used in a two stages design flow - a VHDL/Verilog RTL specification, followed by logical and physical synthesis - is indeed no more suitable. Thus, actual complex SoCs need new ESL level tools in order to raise the specification abstraction level up to the algorithmic / behavioral one. However, in order to provide the designers with an efficient automated path to implementation, new high-level synthesis tools and approaches are required. 2017-04-19T02:54:05Z 2017-04-19T02:54:05Z 2008 Book 9781402085888 http://repository.vnu.edu.vn/handle/VNU_123/30975 en 297 p. application/pdf Springer |
| institution |
Vietnam National University, Hanoi |
| building |
VNU Library & Information Center |
| country |
Vietnam |
| collection |
VNU Digital Repository |
| language |
English |
| topic |
Engineering |
| spellingShingle |
Engineering High-Level Synthesis |
| description |
307 p. |
| author2 |
Coussy, Philippe |
| author_facet |
Coussy, Philippe |
| format |
Book |
| title |
High-Level Synthesis |
| title_short |
High-Level Synthesis |
| title_full |
High-Level Synthesis |
| title_fullStr |
High-Level Synthesis |
| title_full_unstemmed |
High-Level Synthesis |
| title_sort |
high-level synthesis |
| publisher |
Springer |
| publishDate |
2017 |
| url |
http://repository.vnu.edu.vn/handle/VNU_123/30975 |
| _version_ |
1680964592820289536 |