A 0.35um low voltage ADC using Delta-Sigma modulator with CIC decimation filter
This study focused on the design and characterization of a 10-bit Delta-Sigma Analogto- Digital Converter (DS-ADC) that can operate at 1.5V supply using 0.35um technology that is normally intended to work at 3.3V. The design has an oversampling ratio (OSR) of 128, a signal bandwidth of 4 KHz, which...
Saved in:
Main Author: | Abad, Alexander C. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2011
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_masteral/4006 https://animorepository.dlsu.edu.ph/context/etd_masteral/article/10844/viewcontent/CDTG004883_P.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter
by: Abad, Alexander C., et al.
Published: (2011) -
Design of CMOS based incremental sigma-delta analog-to-digital converter
by: Gorospe, Rey Andrew P., et al.
Published: (2010) -
Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L., et al.
Published: (2016) -
A 1 GHz decimation filter for Sigma-Delta ADC
by: Lian, Y., et al.
Published: (2014) -
A 16-bit single-OTA second-order discrete time delta-sigma modulator with improved noise-coupling technique
by: Zhang, Siqi
Published: (2024)