Implementation of Hyyro’s bit-vector algorithm using advanced vector extensions 2
The Advanced Vector Extensions 2 (AVX2) instruction set architecture was introduced by Intel’s Haswell microarchitecture that features improved processing power, wider vector registers, and a rich instruction set. This study presents an implementation of the Hyyrö’s bit-vector algorithm for pairwise...
Saved in:
Main Authors: | Chua, Kyle Matthew Chan, Villamayor, Janz Aeinstein Fauni, Bautista, Lorenzo Campos, Uy, Roger Luis |
---|---|
Format: | text |
Published: |
Animo Repository
2019
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/faculty_research/2302 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Similar Items
-
A preliminary evaluation of a massively parallel processor: GAPP
by: Wong, W.F., et al.
Published: (2014) -
QCKer: An x86-AVX/AVX2 implementation of Q-gram counting filter for DNA sequence alignment
by: Pernez, Joven L., et al.
Published: (2019) -
Co-synthesis of FPGA-based application-specific floating point SIMD accelerators
by: Hagiescu, A., et al.
Published: (2013) -
DNA-protein quasi-mapping for differential gene expression analysis in non-model organisms
by: Santiago, Kyle Christian Ramon L.
Published: (2022) -
Soft core and hard core vector processors using vector backend
by: Soh, Jun Jie
Published: (2014)