Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs

In order to meet the demand for highly scalable and energy efficient data center switches, multiplane architectures, where multiple optical switching domains are leveraged, are an attractive solution. In this scenario, the orbital angular momentum (OAM) of light can be exploited as an additional dom...

Full description

Saved in:
Bibliographic Details
Main Authors: Malik, Muhammad Nouman, Borromeo, Justine Cris, Scaffardi, Mirco, Scotti, Filippo, Zhang, Ning, Klitis, Charalambos, Lavery, Martin, Preve, Gianni, Toccafondo, Veronica, Reyes, Rosula SJ, Castoldi, Piero, Sorel, Marc, Bogoni, Antonella, Nicola, Nicola
Format: text
Published: Archīum Ateneo 2019
Subjects:
Online Access:https://archium.ateneo.edu/ecce-faculty-pubs/40
https://ieeexplore.ieee.org/abstract/document/8708299?casa_token=93EfCvw2ikUAAAAA:5RrTb5qX-COGR3FzcnKkds4DV6SI8JQsWgw9o-CV4UAdyHaaj_lUj_Q-JivzHe8kqUCqJLMNisM
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Ateneo De Manila University
id ph-ateneo-arc.ecce-faculty-pubs-1039
record_format eprints
spelling ph-ateneo-arc.ecce-faculty-pubs-10392020-07-09T06:03:04Z Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs Malik, Muhammad Nouman Borromeo, Justine Cris Scaffardi, Mirco Scotti, Filippo Zhang, Ning Klitis, Charalambos Lavery, Martin Preve, Gianni Toccafondo, Veronica Reyes, Rosula SJ Castoldi, Piero Sorel, Marc Bogoni, Antonella Nicola, Nicola In order to meet the demand for highly scalable and energy efficient data center switches, multiplane architectures, where multiple optical switching domains are leveraged, are an attractive solution. In this scenario, the orbital angular momentum (OAM) of light can be exploited as an additional domain along with wavelength, space, and time. In this paper, we report the demonstration of an OAM-wavelength photonic integrated packet switch controlled by a field-programmable gate array (FPGA) implementing a two-step scheduler suited for multiplane architectures. Packet-based bit error rate (BER) measurements show transmission at 20 Gb/s with BER <;10 -9 also for the most critical switch configurations, with penalty <;2 dB with respect to the back-to-back. The measurements demonstrate that the hardware-controlled switch can support up to 32 ports distributed in 4 cards with 8 ports each. 2019-01-01T08:00:00Z text https://archium.ateneo.edu/ecce-faculty-pubs/40 https://ieeexplore.ieee.org/abstract/document/8708299?casa_token=93EfCvw2ikUAAAAA:5RrTb5qX-COGR3FzcnKkds4DV6SI8JQsWgw9o-CV4UAdyHaaj_lUj_Q-JivzHe8kqUCqJLMNisM Electronics, Computer, and Communications Engineering Faculty Publications Archīum Ateneo Networks optical vortices packet-switched
institution Ateneo De Manila University
building Ateneo De Manila University Library
continent Asia
country Philippines
Philippines
content_provider Ateneo De Manila University Library
collection archium.Ateneo Institutional Repository
topic Networks
optical vortices
packet-switched
spellingShingle Networks
optical vortices
packet-switched
Malik, Muhammad Nouman
Borromeo, Justine Cris
Scaffardi, Mirco
Scotti, Filippo
Zhang, Ning
Klitis, Charalambos
Lavery, Martin
Preve, Gianni
Toccafondo, Veronica
Reyes, Rosula SJ
Castoldi, Piero
Sorel, Marc
Bogoni, Antonella
Nicola, Nicola
Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs
description In order to meet the demand for highly scalable and energy efficient data center switches, multiplane architectures, where multiple optical switching domains are leveraged, are an attractive solution. In this scenario, the orbital angular momentum (OAM) of light can be exploited as an additional domain along with wavelength, space, and time. In this paper, we report the demonstration of an OAM-wavelength photonic integrated packet switch controlled by a field-programmable gate array (FPGA) implementing a two-step scheduler suited for multiplane architectures. Packet-based bit error rate (BER) measurements show transmission at 20 Gb/s with BER <;10 -9 also for the most critical switch configurations, with penalty <;2 dB with respect to the back-to-back. The measurements demonstrate that the hardware-controlled switch can support up to 32 ports distributed in 4 cards with 8 ports each.
format text
author Malik, Muhammad Nouman
Borromeo, Justine Cris
Scaffardi, Mirco
Scotti, Filippo
Zhang, Ning
Klitis, Charalambos
Lavery, Martin
Preve, Gianni
Toccafondo, Veronica
Reyes, Rosula SJ
Castoldi, Piero
Sorel, Marc
Bogoni, Antonella
Nicola, Nicola
author_facet Malik, Muhammad Nouman
Borromeo, Justine Cris
Scaffardi, Mirco
Scotti, Filippo
Zhang, Ning
Klitis, Charalambos
Lavery, Martin
Preve, Gianni
Toccafondo, Veronica
Reyes, Rosula SJ
Castoldi, Piero
Sorel, Marc
Bogoni, Antonella
Nicola, Nicola
author_sort Malik, Muhammad Nouman
title Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs
title_short Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs
title_full Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs
title_fullStr Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs
title_full_unstemmed Demonstration of a Multiple OAM-Wavelength Packet Switch Controlled by a Two-Step Scheduler Implemented in FPGAs
title_sort demonstration of a multiple oam-wavelength packet switch controlled by a two-step scheduler implemented in fpgas
publisher Archīum Ateneo
publishDate 2019
url https://archium.ateneo.edu/ecce-faculty-pubs/40
https://ieeexplore.ieee.org/abstract/document/8708299?casa_token=93EfCvw2ikUAAAAA:5RrTb5qX-COGR3FzcnKkds4DV6SI8JQsWgw9o-CV4UAdyHaaj_lUj_Q-JivzHe8kqUCqJLMNisM
_version_ 1728621356710363136