Hardware Comparison of Schedulers for Modular Optical Interconnection Networks
We present the first FPGA implementation of the Two-Step Scheduler framework for modular optical interconnection networks. The longest-queue-first scheduling algorithm guarantees the lowest latency, while the iSLIP algorithm minimizes the hardware resources and scheduling duration.
Saved in:
Main Authors: | , , , , |
---|---|
Format: | text |
Published: |
Archīum Ateneo
2019
|
Subjects: | |
Online Access: | https://archium.ateneo.edu/ecce-faculty-pubs/32 https://ieeexplore.ieee.org/abstract/document/8818053 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Ateneo De Manila University |