A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants
Scaling is often used to prevent overflow in digital signal processing (DSP). Unfortunately, scaling in residue number system (RNS) consumes significant hardware area and delay. The problem is worsened when more than one scaling factors are needed. Applications in which the computation results fall...
Saved in:
Main Authors: | Low, Jeremy Yung Shern, Tay, Thian Fatt, Chang, Chip Hong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/101678 http://hdl.handle.net/10220/16339 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A VLSI efficient programmable power-of-two scaler for 2n-1, 2n,2n+1 RNS
by: Low, Jeremy Yung Shern, et al.
Published: (2013) -
Simple, fast, and exact RNS scaler for the three-moduli set {2n - 1, 2n, 2n + 1}
by: Chang, Chip-Hong, et al.
Published: (2015) -
Efficient VLSI implementation of 2^n scaling of signed integer in RNS {2^n-1, 2^n, 2^n+1}
by: Tay, Thian Fatt, et al.
Published: (2015) -
VLSI efficient RNS scalers and arbitrary modulus residue generators
by: Low, Jeremy Yung Shern
Published: (2014) -
Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS
by: Muralidharan, Ramya, et al.
Published: (2013)