I/O buffer model development from IBIS and IMIC for simulation in SPICE
In today's high-speed and high IC density digital system, many new problems have appeared. One significant issue is signal integrity (SI) which concerns signal purity. Signal noise and signal delay due to interconnect have been becoming to dominate circuit performance. In order to design reliab...
Saved in:
主要作者: | Wang, Ying. |
---|---|
其他作者: | Tan, Han Ngee |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2008
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/13350 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Agent-based simulation and model validation for oil refinery supply chain (I)
由: Wang, Zeguo
出版: (2015) -
Crowd simulation : visualization : 3D visualization of Singapore City Hall MRT
由: Ying, Xiong.
出版: (2009) -
Modelling, exploration and optimization of hardware accelerators for deep learning applications
由: Dutt, Arko
出版: (2023) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
由: Yang, Wenjie
出版: (2008) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
由: Pua, Poo Toong.
出版: (2009)