Low power ADC design
In this project, a single-bit first-order ΔΣ Analog to Digital Converter (ADC) using time-mode signal processing is proposed for use with a MEMS gyroscope application. The predominantly digital architecture of the design is able to take advantage of silicon semiconductor process scaling, thereby att...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140464 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-140464 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1404642023-07-07T18:45:53Z Low power ADC design New, Jin Rui Chang Joseph School of Electrical and Electronic Engineering ejschang@ntu.edu.sg Engineering::Electrical and electronic engineering::Integrated circuits In this project, a single-bit first-order ΔΣ Analog to Digital Converter (ADC) using time-mode signal processing is proposed for use with a MEMS gyroscope application. The predominantly digital architecture of the design is able to take advantage of silicon semiconductor process scaling, thereby attaining improved performance, especially in terms of signal to noise ratio and power consumption. The key advantage of the current design over existing ΔΣ ADCs is the replacement of the loop filter with time-mode signal processing that uses digital circuitry. This simplifies design challenges associated with integrating analog and digital circuitry, improves the ease of scaling the design as the process node scales and reduces power consumption. System-level simulation is performed to determine specifications required for the ADC. Subsequently, individual time-mode signal processing blocks are designed at the circuit level in Cadence using a 40nm CMOS process from TSMC. Simulation results demonstrate that the proposed time-mode ΔΣ ADC has performance comparable to existing single-bit first order time-mode ΔΣ ADC designs and it is able to achieve a 10-bit resolution (SNDR=67dB) with a spurious free dynamic range of 68dB over the intended frequency range required for a typical gyroscope (3.5kHz to 7kHz) at a oversampling frequency of 10MHz while consuming approximately 64μW of power. Bachelor of Engineering (Electrical and Electronic Engineering) 2020-05-29T06:26:31Z 2020-05-29T06:26:31Z 2020 Final Year Project (FYP) https://hdl.handle.net/10356/140464 en A2045-191 application/pdf Nanyang Technological University |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering::Integrated circuits |
spellingShingle |
Engineering::Electrical and electronic engineering::Integrated circuits New, Jin Rui Low power ADC design |
description |
In this project, a single-bit first-order ΔΣ Analog to Digital Converter (ADC) using time-mode signal processing is proposed for use with a MEMS gyroscope application. The predominantly digital architecture of the design is able to take advantage of silicon semiconductor process scaling, thereby attaining improved performance, especially in terms of signal to noise ratio and power consumption. The key advantage of the current design over existing ΔΣ ADCs is the replacement of the loop filter with time-mode signal processing that uses digital circuitry. This simplifies design challenges associated with integrating analog and digital circuitry, improves the ease of scaling the design as the process node scales and reduces power consumption. System-level simulation is performed to determine specifications required for the ADC. Subsequently, individual time-mode signal processing blocks are designed at the circuit level in Cadence using a 40nm CMOS process from TSMC. Simulation results demonstrate that the proposed time-mode ΔΣ ADC has performance comparable to existing single-bit first order time-mode ΔΣ ADC designs and it is able to achieve a 10-bit resolution (SNDR=67dB) with a spurious free dynamic range of 68dB over the intended frequency range required for a typical gyroscope (3.5kHz to 7kHz) at a oversampling frequency of 10MHz while consuming approximately 64μW of power. |
author2 |
Chang Joseph |
author_facet |
Chang Joseph New, Jin Rui |
format |
Final Year Project |
author |
New, Jin Rui |
author_sort |
New, Jin Rui |
title |
Low power ADC design |
title_short |
Low power ADC design |
title_full |
Low power ADC design |
title_fullStr |
Low power ADC design |
title_full_unstemmed |
Low power ADC design |
title_sort |
low power adc design |
publisher |
Nanyang Technological University |
publishDate |
2020 |
url |
https://hdl.handle.net/10356/140464 |
_version_ |
1772825145541394432 |