Looting the LUTs : FPGA optimization of AES and AES-like ciphers for authenticated encryption
In this paper, we investigate the efficiency of FPGA implementations of AES and AES-like ciphers, specially in the context of authenticated encryption. We consider the encryption/decryption and the authentication/verification structures of OCB-like modes (like OTR or SCT modes). Their main advantage...
Saved in:
Main Authors: | Khairallah, Mustafa, Chattopadhyay, Anupam, Peyrin, Thomas |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/142972 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Circuit and system design for optimal lightweight AES encryption on FPGA
by: Wong, Ming Ming, et al.
Published: (2018) -
AES encryption implementation on RISC-V for IoT security
by: Chen, Sijia
Published: (2024) -
Cryptanalysis of AES-PRF and its dual
by: Todo, Yosuke, et al.
Published: (2019) -
Fixslicing AES-like ciphers new bitsliced AES speed records on ARM-Cortex M and RISC-V
by: Adomnicai, Alexandre, et al.
Published: (2022) -
FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network
by: Wang, Y., et al.
Published: (2014)