16-bit high speed CMOS multiplier IC design

With the continuous development of the semiconductor industry, the scale of digital integrated circuits is getting bigger and bigger, and the degree of integration is getting higher and higher. In modern applications, speed has become an indicator that people pay much attention to. In a digital syst...

Full description

Saved in:
Bibliographic Details
Main Author: He, Pengfei
Other Authors: Gwee Bah Hwee
Format: Thesis-Master by Coursework
Language:English
Published: Nanyang Technological University 2021
Subjects:
Online Access:https://hdl.handle.net/10356/149436
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-149436
record_format dspace
spelling sg-ntu-dr.10356-1494362023-07-04T17:42:28Z 16-bit high speed CMOS multiplier IC design He, Pengfei Gwee Bah Hwee School of Electrical and Electronic Engineering ebhgwee@ntu.edu.sg Engineering::Electrical and electronic engineering::Integrated circuits With the continuous development of the semiconductor industry, the scale of digital integrated circuits is getting bigger and bigger, and the degree of integration is getting higher and higher. In modern applications, speed has become an indicator that people pay much attention to. In a digital system, the overall performance is greatly affected by the calculation speed of the multiplier, because the arithmetic logic unit (ALU) is one of the most time-consuming parts of the digital system. In this dissertation, a 16-bit high-speed multiplier was designed using Verilog hardware description language and compared with several commonly used multipliers. First, this dissertation introduces the basic process of digital circuit design and the basic knowledge of digital circuits, and then introduces the Booth algorithm and Wallace tree technique on the basis of reviewing the literature. Then a 16-bit multiplier was designed based on the modified Booth 2 algorithm and Wallace tree technique, and the RTL code was implemented using Verilog HDL. In order to highlight the excellent performance of the multiplier in terms of operating speed, this dissertation has designed several common multipliers and implemented them in Verilog. Last but not least, this article uses VCS to simulate the above-mentioned multipliers to verify the correctness of their functions, and after using Design Compiler (DC) to synthesize, compares their operating speeds through the delay information of the post-simulation. In the end, it has been successfully simulated that the delay of the multiplier based on the modified Booth 2 algorithm and Wallace tree technique is about 23263ps (or 23.263ns). Master of Science (Electronics) 2021-05-19T05:50:52Z 2021-05-19T05:50:52Z 2021 Thesis-Master by Coursework He, P. (2021). 16-bit high speed CMOS multiplier IC design. Master's thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/149436 https://hdl.handle.net/10356/149436 en application/pdf Nanyang Technological University
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle Engineering::Electrical and electronic engineering::Integrated circuits
He, Pengfei
16-bit high speed CMOS multiplier IC design
description With the continuous development of the semiconductor industry, the scale of digital integrated circuits is getting bigger and bigger, and the degree of integration is getting higher and higher. In modern applications, speed has become an indicator that people pay much attention to. In a digital system, the overall performance is greatly affected by the calculation speed of the multiplier, because the arithmetic logic unit (ALU) is one of the most time-consuming parts of the digital system. In this dissertation, a 16-bit high-speed multiplier was designed using Verilog hardware description language and compared with several commonly used multipliers. First, this dissertation introduces the basic process of digital circuit design and the basic knowledge of digital circuits, and then introduces the Booth algorithm and Wallace tree technique on the basis of reviewing the literature. Then a 16-bit multiplier was designed based on the modified Booth 2 algorithm and Wallace tree technique, and the RTL code was implemented using Verilog HDL. In order to highlight the excellent performance of the multiplier in terms of operating speed, this dissertation has designed several common multipliers and implemented them in Verilog. Last but not least, this article uses VCS to simulate the above-mentioned multipliers to verify the correctness of their functions, and after using Design Compiler (DC) to synthesize, compares their operating speeds through the delay information of the post-simulation. In the end, it has been successfully simulated that the delay of the multiplier based on the modified Booth 2 algorithm and Wallace tree technique is about 23263ps (or 23.263ns).
author2 Gwee Bah Hwee
author_facet Gwee Bah Hwee
He, Pengfei
format Thesis-Master by Coursework
author He, Pengfei
author_sort He, Pengfei
title 16-bit high speed CMOS multiplier IC design
title_short 16-bit high speed CMOS multiplier IC design
title_full 16-bit high speed CMOS multiplier IC design
title_fullStr 16-bit high speed CMOS multiplier IC design
title_full_unstemmed 16-bit high speed CMOS multiplier IC design
title_sort 16-bit high speed cmos multiplier ic design
publisher Nanyang Technological University
publishDate 2021
url https://hdl.handle.net/10356/149436
_version_ 1772828038606618624