Area-time efficient two-dimensional reconfigurable integer DCT architecture for HEVC

In this paper, we present area-time efficient reconfigurable architectures for the implementation of the integer discrete cosine transform (DCT), which supports all the transform lengths to be used in High Efficiency Video Coding (HEVC). We propose three 1D reconfigurable architectures that can be c...

Full description

Saved in:
Bibliographic Details
Main Authors: Meher, Pramod Kumar, Lam, Siew-Kei, Srikanthan, Thambipillai, Kim, Dong Hwan, Park, Sang Yoon
Other Authors: School of Computer Science and Engineering
Format: Article
Language:English
Published: 2021
Subjects:
Online Access:https://hdl.handle.net/10356/151887
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
Be the first to leave a comment!
You must be logged in first