Novel edge comparator with input time hysteresis for improved edges arbitration
Accurate edge arbitration between two input edges using arbiters or edge comparators is essential in the operation of various mixed-signal systems. However, unlike voltage comparators, input time hysteresis is difficult to be designed into edge comparators. This paper presents a novel edge comparato...
Saved in:
Main Authors: | Teh, Jian Sen, Siek, Liter |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152116 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Reliable and modeling attack resistant authentication of Arbiter PUF in FPGA implementation with trinary quadruple response
by: Zalivaka, Siarhei S., et al.
Published: (2020) -
EdgeNAS: discovering efficient neural architectures for edge systems
by: Luo, Xiangzhong, et al.
Published: (2023) -
Low-dissipation edge currents without edge states
by: Song, Justin Chien Wen, et al.
Published: (2020) -
When mobile blockchain meets edge computing
by: Xiong, Zehui, et al.
Published: (2020) -
Edge colorings of K2n with a prescribed condition - I
by: Liu, Q.Z., et al.
Published: (2013)