Deep Neural Network (DNN) optimized design of 2.45 GHz CMOS rectifier with 73.6% peak efficiency for RF energy harvesting
This article presents a two-stage rectifier with novel DC-boosted gate bias for RF energy harvesting. The auxiliary gate bias enables rectifier to operate when input amplitude is smaller than its transistor threshold voltage while constraining the positive gate voltage during off state to reduce the...
Saved in:
Main Authors: | Lau, Wendy Wee Yee, Ho, Heng Wah, Siek Liter |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152174 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Deep neural network (DNN) optimized design of 2.45 GHz CMOS rectifier with 73.6% peak efficiency for RF energy harvesting
by: Lau, Wendy Wee Yee, et al.
Published: (2021) -
A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
by: Teo, Terence Boon Chiat, et al.
Published: (2021) -
2.45GHz wide input range CMOS rectifier for RF energy harvesting
by: Lau, Wendy Wee Yee, et al.
Published: (2021) -
Design of a high-efficiency 2.45-GHz rectenna for low-input-power energy harvesting
by: Sun, H., et al.
Published: (2014) -
A smart-power synchronous rectifier by CMOS process
by: Lim, C.Y., et al.
Published: (2014)