A forward error compensation approach for fault resilient deep neural network accelerator design
Deep learning accelerator is a key enabler of a variety of safety-critical applications such as self-driving car and video surveillance. However, recently reported hardware-oriented attack vectors, e.g., fault injection attacks, have extended the threats on deployed deep neural network (DNN) systems...
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/155879 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-155879 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1558792022-04-06T06:24:27Z A forward error compensation approach for fault resilient deep neural network accelerator design Liu, Wenye Chang, Chip Hong School of Electrical and Electronic Engineering 5th Workshop on Attacks and Solutions in Hardware Security (ASHES 2021) Engineering::Electrical and electronic engineering::Computer hardware, software and systems Hardware Security Fault Injection Attack Deep Neural Network Accelerator Deep learning accelerator is a key enabler of a variety of safety-critical applications such as self-driving car and video surveillance. However, recently reported hardware-oriented attack vectors, e.g., fault injection attacks, have extended the threats on deployed deep neural network (DNN) systems beyond the software attack boundary by input data perturbation. Existing fault mitigation schemes including data masking, zeroing-on-error and circuit level time-borrowing techniques exploit the noise-tolerance of neural network models to resist random and sparse errors. Such noise tolerant-based schemes are not sufficiently effective to suppress intensive transient errors if a DNN accelerator is blasted with malicious and deliberate faults. In this paper, we conduct comprehensive investigations on reported resilient designs and propose a more robust countermeasure to fault injection attacks. The proposed design utilizes shadow flip flops for error detection and lightweight circuit for timely error correction. Our forward error compensation scheme rectifies the incorrect partial sum of the multiply-accumulation operation by estimating the difference between the correct and error-inflicted computation. The difference is added back to the final accumulated result at a later cycle without stalling the execution pipeline. We implemented our proposed design and the existing fault-mitigation schemes on the same Intel FPGA-based DNN accelerator to demonstrate its substantially enhanced resiliency against deliberate fault attacks on two popular DNN models, ResNet50 and VGG16, trained with ImageNet. National Research Foundation (NRF) Submitted/Accepted version This research is supported by the National Research Foundation, Singapore, under its National Cybersecurity Research & Development Programme/Cyber-Hardware Forensic & Assurance Evaluation R&D Programme (Award: CHFA-GC1-AW01). 2022-04-06T06:20:54Z 2022-04-06T06:20:54Z 2021 Conference Paper Liu, W. & Chang, C. H. (2021). A forward error compensation approach for fault resilient deep neural network accelerator design. 5th Workshop on Attacks and Solutions in Hardware Security (ASHES 2021), 41-50. https://dx.doi.org/10.1145/3474376.3487281 9781450386623 https://hdl.handle.net/10356/155879 10.1145/3474376.3487281 41 50 en CHFA-GC1-AW01 © 2021 The Owner/Author(s). Publication rights licensed to ACM. All rights reserved. This paper was published in Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security (ASHES 2021) and is made available with permission of The Owner/Author(s). application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering::Computer hardware, software and systems Hardware Security Fault Injection Attack Deep Neural Network Accelerator |
spellingShingle |
Engineering::Electrical and electronic engineering::Computer hardware, software and systems Hardware Security Fault Injection Attack Deep Neural Network Accelerator Liu, Wenye Chang, Chip Hong A forward error compensation approach for fault resilient deep neural network accelerator design |
description |
Deep learning accelerator is a key enabler of a variety of safety-critical applications such as self-driving car and video surveillance. However, recently reported hardware-oriented attack vectors, e.g., fault injection attacks, have extended the threats on deployed deep neural network (DNN) systems beyond the software attack boundary by input data perturbation. Existing fault mitigation schemes including data masking, zeroing-on-error and circuit level time-borrowing techniques exploit the noise-tolerance of neural network models to resist random and sparse errors. Such noise tolerant-based schemes are not sufficiently effective to suppress intensive transient errors if a DNN accelerator is blasted with malicious and deliberate faults. In this paper, we conduct comprehensive investigations on reported resilient designs and propose a more robust countermeasure to fault injection attacks. The proposed design utilizes shadow flip flops for error detection and lightweight circuit for timely error correction. Our forward error compensation scheme rectifies the incorrect partial sum of the multiply-accumulation operation by estimating the difference between the correct and error-inflicted computation. The difference is added back to the final accumulated result at a later cycle without stalling the execution pipeline. We implemented our proposed design and the existing fault-mitigation schemes on the same Intel FPGA-based DNN accelerator to demonstrate its substantially enhanced resiliency against deliberate fault attacks on two popular DNN models, ResNet50 and VGG16, trained with ImageNet. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Liu, Wenye Chang, Chip Hong |
format |
Conference or Workshop Item |
author |
Liu, Wenye Chang, Chip Hong |
author_sort |
Liu, Wenye |
title |
A forward error compensation approach for fault resilient deep neural network accelerator design |
title_short |
A forward error compensation approach for fault resilient deep neural network accelerator design |
title_full |
A forward error compensation approach for fault resilient deep neural network accelerator design |
title_fullStr |
A forward error compensation approach for fault resilient deep neural network accelerator design |
title_full_unstemmed |
A forward error compensation approach for fault resilient deep neural network accelerator design |
title_sort |
forward error compensation approach for fault resilient deep neural network accelerator design |
publishDate |
2022 |
url |
https://hdl.handle.net/10356/155879 |
_version_ |
1729789476773822464 |