32-bit low-delay arithmetic-logic unit

• 主要作者: Mu, Yihao
• 其他作者: Gwee Bah Hwee
• 格式: Thesis-Master by Coursework
• 語言: English
• 出版: Nanyang Technological University 2022
• 主題: Engineering::Electrical and electronic engineering::Integrated circuits
• 在線閱讀: https://hdl.handle.net/10356/157280
• 機構: Nanyang Technological University

ALU is a combinational digital circuit that performs arithmetic and bitwise operations on integer binary numbers. For example, integer add, substrate, logic and, logic or and shift operation. ALU is also a fundamental component of computing circuits, especially the CPU in computers. The improvement of ALU is an essential topic in modern CPU design history because it is one factor that restricts the frequency of the CPU. A 32-bits high-speed ALU is proposed in this dissertation, and several techniques are combined to improve its performance. CLA is designed to improve the speed of the ALU. Complementary code extends the computational area from natural numbers to integers. A reusable adder is designed to reduce area. Overflow is computed to prevent data error and loss. After using Verilog to build the ALU, the simulation and synthesis are also done with the help of tools such as Design Compiler and Verilog Compiled Simulator, using AMS 0.35um library. The result shows that the 32-bits high-speed ALU leads to 50.4% improvement in delay compared with the benchmarked design.