32-bit low power-delay-product arithmetic-logic unit design

• Main Author: Ren, Jialu
• Other Authors: Gwee Bah Hwee
• Format: Thesis-Master by Coursework
• Language: English
• Published: Nanyang Technological University 2022
• Subjects: Engineering::Electrical and electronic engineering::Electronic circuits
• Online Access: https://hdl.handle.net/10356/159309
• Institution: Nanyang Technological University

Arithmetic-logic unit (ALU) is a combinational logic circuit that can realize arithmetic and logic operations. Most arithmetic logic units can perform the following operations: integer arithmetic operations (subtraction, addition), bit logic operations (AND, OR, XOR, NOR), shift operations (left shift, right shift). For the Arithmetic-logic unit (ALU), the adder is the core unit of its arithmetic operation. The performance of the adder has a great impact on the performance of the entire arithmetic unit, and its operation speed directly affects the speed of the ALU. This project finished the design of a basic 32-Bit ALU and also did some optimization to achieve a low Power-Delay-Product ALU. The main optimizations are using Carry-Look-Ahead Adder to reduce the delay of critical path and convert subtraction to complement addition to realize reusing of adders. After using Verilog to finish the circuit design, the simulation, synthesis and power simulation are finished with the help of simulation tools such as DVE and Design Compiler, using STM065 library. The simulation result shows that although the power dissipation of the proposed ALU is marginally (6%) higher power dissipation than the traditional ALU, it has a significantly (60%) lower delay than the traditional RCA ALU, with an overall PDP of 57% lower than the traditional ALU.