Simulation of dopant distribution inside group IV nanowires

This report describes a series of process and device simulation experiments of Group IV silicon nanowires based on Taurus TSUPREM-4. Fabrication process, dopant distribution profile and changing in electrical properties are observed and discussed. The silicon nanowire is a kind of new generation de...

Full description

Saved in:
Bibliographic Details
Main Author: Ji, Qiang
Other Authors: Kantisara Pita
Format: Final Year Project
Language:English
Published: 2009
Subjects:
Online Access:http://hdl.handle.net/10356/15952
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-15952
record_format dspace
spelling sg-ntu-dr.10356-159522023-07-07T17:47:46Z Simulation of dopant distribution inside group IV nanowires Ji, Qiang Kantisara Pita Pey Kin Leong School of Electrical and Electronic Engineering Nanoscience and Nanotechnology Cluster DRNTU::Engineering::Computer science and engineering::Computer systems organization::Computer-communication networks This report describes a series of process and device simulation experiments of Group IV silicon nanowires based on Taurus TSUPREM-4. Fabrication process, dopant distribution profile and changing in electrical properties are observed and discussed. The silicon nanowire is a kind of new generation device, which has smaller dimension and faster speed comparing with conventional CMOS devices. Silicon nanowires can be fabricated using Top-Down and Bottom-Up methods with respective advantages and disadvantages. Due to the small dimension, the high surface to volume ratio indicates the surface structure and states are critical factors determining the performance of nanowires. Boron, phosphorus and arsenic impurities were doped into nanowire by ion implantation. The dopant distribution profiles inside nanowires were investigated to choose suitable implantation conditions and ensure the projection range Rp is inside the nanowire. Rapid thermal annealing (RTA) was applied to restore the crystalline damage during the implantation and activate the impurity atoms. The dopant distribution profile after RTA was observed with possible explanations. I-V measurement can directly determine the effects of dopant inside nanowires upon the electrical properties. Due to the surface structure, dangling bonds could seriously affect the conductivity and should be removed before doing RTA. Therefore, the forming gas annealing (FGA) was introduced. The effects of FGA were discussed. The results showed the FGA process could enhance the conductivity by 2-8 times. Four FGA methods were compared to evaluate the factors affecting FGA. The results showed direct reaction between H2 forming gas and silicon nanowire could achieve the highest conductivity. Bachelor of Engineering 2009-05-19T07:17:17Z 2009-05-19T07:17:17Z 2009 2009 Final Year Project (FYP) http://hdl.handle.net/10356/15952 en Nanyang Technological University 94 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Computer science and engineering::Computer systems organization::Computer-communication networks
spellingShingle DRNTU::Engineering::Computer science and engineering::Computer systems organization::Computer-communication networks
Ji, Qiang
Simulation of dopant distribution inside group IV nanowires
description This report describes a series of process and device simulation experiments of Group IV silicon nanowires based on Taurus TSUPREM-4. Fabrication process, dopant distribution profile and changing in electrical properties are observed and discussed. The silicon nanowire is a kind of new generation device, which has smaller dimension and faster speed comparing with conventional CMOS devices. Silicon nanowires can be fabricated using Top-Down and Bottom-Up methods with respective advantages and disadvantages. Due to the small dimension, the high surface to volume ratio indicates the surface structure and states are critical factors determining the performance of nanowires. Boron, phosphorus and arsenic impurities were doped into nanowire by ion implantation. The dopant distribution profiles inside nanowires were investigated to choose suitable implantation conditions and ensure the projection range Rp is inside the nanowire. Rapid thermal annealing (RTA) was applied to restore the crystalline damage during the implantation and activate the impurity atoms. The dopant distribution profile after RTA was observed with possible explanations. I-V measurement can directly determine the effects of dopant inside nanowires upon the electrical properties. Due to the surface structure, dangling bonds could seriously affect the conductivity and should be removed before doing RTA. Therefore, the forming gas annealing (FGA) was introduced. The effects of FGA were discussed. The results showed the FGA process could enhance the conductivity by 2-8 times. Four FGA methods were compared to evaluate the factors affecting FGA. The results showed direct reaction between H2 forming gas and silicon nanowire could achieve the highest conductivity.
author2 Kantisara Pita
author_facet Kantisara Pita
Ji, Qiang
format Final Year Project
author Ji, Qiang
author_sort Ji, Qiang
title Simulation of dopant distribution inside group IV nanowires
title_short Simulation of dopant distribution inside group IV nanowires
title_full Simulation of dopant distribution inside group IV nanowires
title_fullStr Simulation of dopant distribution inside group IV nanowires
title_full_unstemmed Simulation of dopant distribution inside group IV nanowires
title_sort simulation of dopant distribution inside group iv nanowires
publishDate 2009
url http://hdl.handle.net/10356/15952
_version_ 1772825587816071168