Camouflaged circuit evaluations based on graph neural network
Chip security has become an area that needs to be focused on in today's industry because it is a huge challenge to patents and will bring huge harm to the interests of chip design companies. This project is based on the optimization of the process in Dr. Ho Weng Geng's SAT TOOL. Before...
Saved in:
主要作者: | Zhang, Yifan |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Thesis-Master by Coursework |
語言: | English |
出版: |
Nanyang Technological University
2023
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/164944 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Circuit analysis for camouflage netlists
由: Liu, YuCong
出版: (2021) -
Design automation for camouflage circuits
由: Ng, Chuan Seng
出版: (2020) -
Analog circuits for VLSI neural networks
由: Lee, See Taur.
出版: (2009) -
Contrastive learning for heterogeneous graph neural networks
由: Dong, Renzhi
出版: (2023) -
Learning a mixture of graph neural networks
由: Lai, Yu-Shiang
出版: (2023)