Modelling, exploration and optimization of hardware accelerators for deep learning applications
Current applications that require processing of large amounts of data, such as in healthcare, transportation, media, banking, telecom, internet-of-things, and security demand for new computing systems with extreme performance and energy efficiency. Several advancements in general-purpose computing...
Saved in:
Main Author: | Dutt, Arko |
---|---|
Other Authors: | Mohamed M. Sabry Aly |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/164987 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Fast prototyping of neural network on hardware accelerator
by: Agus, Hans Kevin
Published: (2021) -
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
On hardware-aware design and optimization of edge intelligence
by: Huai, Shuo, et al.
Published: (2023) -
Hardware efficient approximate adder design
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Benchmarking embedded deep learning hardware for computer vision
by: Ching, Amos Li En
Published: (2020)