UVM-based PCIe interrupt model for verification of networking platform IP
Nowadays, callback are widely applied in interrupt function for verification of a Network System IP. Engineers manually trigger the interrupt by call that function, which is not reusable and application scenario is specific. This means there is currently no appropriate interrupt model for veri...
Saved in:
Main Author: | Liu, Nanxi |
---|---|
Other Authors: | Goh Wang Ling |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166202 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
UVM based constrained random automated register verification of interface IP subsystem
by: Shanmuga Sundaram Santhosh Raju
Published: (2018) -
Implementation of industry-standard functional coverage in UVM testbench for SoC level verification
by: Zhang, Shaoyan
Published: (2023) -
UVM testbench development for Quad-SPI controller
by: Yu, Zehui
Published: (2022) -
Automating the creation of UVM register model and C header files from register specification
by: Kaushik Kumar Naidu
Published: (2018) -
Simulation and verification of IP cores for PCI and ethernet application
by: Xu, Ying.
Published: (2009)