Analysis and design of high speed low power 4-bit ALU

This project is introduced to the student to get hands-on experience in fundamentals of Very Large Scale Integrated circuit design. Arithmetic Logic Unit (ALU), an important building block in microprocessor, is chosen as the research topic. The student is required to build a 4-Bit ALU with basic com...

Full description

Saved in:
Bibliographic Details
Main Author: Huang, Si Wei.
Other Authors: Lau Kim Teen
Format: Final Year Project
Language:English
Published: 2009
Subjects:
Online Access:http://hdl.handle.net/10356/16726
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-16726
record_format dspace
spelling sg-ntu-dr.10356-167262023-07-07T16:37:50Z Analysis and design of high speed low power 4-bit ALU Huang, Si Wei. Lau Kim Teen School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits This project is introduced to the student to get hands-on experience in fundamentals of Very Large Scale Integrated circuit design. Arithmetic Logic Unit (ALU), an important building block in microprocessor, is chosen as the research topic. The student is required to build a 4-Bit ALU with basic computation and logic functionality. The design criteria are High speed, Low power consumption and Small area. High speed objective is achieved by implementing Carry Look-ahead adder cell and utilizing Chain structure for ALU. The low power objective is achieved at circuit level by eliminating direct paths between the supply voltage and ground, and by maintaining low switching activity in the circuit. This project has gone through three stages. At first stage, the student studied different building blocks in the microprocessor system, understood the various low power design techniques used in microprocessor and finally fixed the research interest on ALU design with the goal of high speed and low power. At second stage, from transistor level the student built up logic gates like INV, AND, OR, TG, XOR, MUX. They were optimized to achieve low power. Afterwards, textbook based full adder cell, and standard Transmission Gate adder cell were constructed. Afterwards Controlled Adder/Subtractor (CAS) cell were constructed to realize addition and subtraction within one cell. At the third stage, by putting the logic gates and CAS blocks together two types of 4-Bit ALUs were constructed. And then these two ALUs were tested and evaluated. Discussion and future research were presented too. The base design of ALU was done using static CMOS logic. The designed ALU performs 8 operations. It can add, subtract, logic AND, OR, XOR, invert and pass data. It has two 4-bit data inputs, one 3 bit select line, and a 5-bit (4-bits and a carry/borrow) output line. The circuit is prototyped using 0.18μm CMOS technology using Cadence development tools and simulated using Spectre. Bachelor of Engineering 2009-05-28T02:54:03Z 2009-05-28T02:54:03Z 2009 2009 Final Year Project (FYP) http://hdl.handle.net/10356/16726 en Nanyang Technological University 74 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Huang, Si Wei.
Analysis and design of high speed low power 4-bit ALU
description This project is introduced to the student to get hands-on experience in fundamentals of Very Large Scale Integrated circuit design. Arithmetic Logic Unit (ALU), an important building block in microprocessor, is chosen as the research topic. The student is required to build a 4-Bit ALU with basic computation and logic functionality. The design criteria are High speed, Low power consumption and Small area. High speed objective is achieved by implementing Carry Look-ahead adder cell and utilizing Chain structure for ALU. The low power objective is achieved at circuit level by eliminating direct paths between the supply voltage and ground, and by maintaining low switching activity in the circuit. This project has gone through three stages. At first stage, the student studied different building blocks in the microprocessor system, understood the various low power design techniques used in microprocessor and finally fixed the research interest on ALU design with the goal of high speed and low power. At second stage, from transistor level the student built up logic gates like INV, AND, OR, TG, XOR, MUX. They were optimized to achieve low power. Afterwards, textbook based full adder cell, and standard Transmission Gate adder cell were constructed. Afterwards Controlled Adder/Subtractor (CAS) cell were constructed to realize addition and subtraction within one cell. At the third stage, by putting the logic gates and CAS blocks together two types of 4-Bit ALUs were constructed. And then these two ALUs were tested and evaluated. Discussion and future research were presented too. The base design of ALU was done using static CMOS logic. The designed ALU performs 8 operations. It can add, subtract, logic AND, OR, XOR, invert and pass data. It has two 4-bit data inputs, one 3 bit select line, and a 5-bit (4-bits and a carry/borrow) output line. The circuit is prototyped using 0.18μm CMOS technology using Cadence development tools and simulated using Spectre.
author2 Lau Kim Teen
author_facet Lau Kim Teen
Huang, Si Wei.
format Final Year Project
author Huang, Si Wei.
author_sort Huang, Si Wei.
title Analysis and design of high speed low power 4-bit ALU
title_short Analysis and design of high speed low power 4-bit ALU
title_full Analysis and design of high speed low power 4-bit ALU
title_fullStr Analysis and design of high speed low power 4-bit ALU
title_full_unstemmed Analysis and design of high speed low power 4-bit ALU
title_sort analysis and design of high speed low power 4-bit alu
publishDate 2009
url http://hdl.handle.net/10356/16726
_version_ 1772826900068040704