Interface design of high speed ADC based on FPGA
With the continuous improvement of communication technology, the data transmission rate is increasing rapidly. At present, many high-speed application scenarios such as 5G communication, automatic driving, radar, aerospace, and high-precision instrumentation are eager for more high-speed and stable...
Saved in:
Main Author: | Li, Ziyi |
---|---|
Other Authors: | Zheng Yuanjin |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/168002 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A digital IP design of ADC interface based on FPGA
by: Zhai, Ke
Published: (2023) -
High speed ADC
by: Lin, Esmond Chengyuan
Published: (2017) -
High-Speed ADC
by: Lu, Qian Qian
Published: (2015) -
High-speed CMOS time-domain ADC design
by: Chen, Qian
Published: (2023) -
High-speed CMOS pipelined subranging ADC
by: Fan, Xianping
Published: (2010)