Cryogenic temperature resilient digital circuit design
This project presents the design of standard cells optimized for cryogenic temperature in TSMC 28nm technology. Quantum computing has garnered significant attention for its potential to revolutionize complex computational tasks with unparalleled energy efficiency. However, the operation of quantum c...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/177025 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-177025 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1770252024-05-24T15:46:02Z Cryogenic temperature resilient digital circuit design Jong, Kelvin Keong Hua Goh Wang Ling School of Electrical and Electronic Engineering A*STAR Institute of Material Research and Engineering EWLGOH@ntu.edu.sg Engineering EEE IC design Cryogenic temperature Digital circuit design This project presents the design of standard cells optimized for cryogenic temperature in TSMC 28nm technology. Quantum computing has garnered significant attention for its potential to revolutionize complex computational tasks with unparalleled energy efficiency. However, the operation of quantum computers relies on qubits, necessitating control electronics capable of operating at extremely low temperatures (mK range) while maintaining high-speed performance (few GHz). Conventional CMOS transistors exhibit altered properties at such temperatures, demanding the redesign of digital cells for quantum control applications. This project focuses on analyzing and optimizing the most important standard digital cells which are inverter, D flip-flop and 4 bits gray code counter to provide high-speed, low-power functional building blocks for quantum control applications. Through simulation, the project aims to address the unique challenges posed by cryogenic temperature operation and optimize standard cells to ensure functionality under such conditions while having low power and high-speed performance. Performance of the design will be compared with ARM standard cells. Insights gained and circuit designed from this research contribute to advancing quantum technology and pave the way for the development of efficient control electronics for quantum computing applications. Bachelor's degree 2024-05-24T07:36:59Z 2024-05-24T07:36:59Z 2024 Final Year Project (FYP) Jong, K. K. H. (2024). Cryogenic temperature resilient digital circuit design. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/177025 https://hdl.handle.net/10356/177025 en B2297-231 application/pdf Nanyang Technological University |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering EEE IC design Cryogenic temperature Digital circuit design |
spellingShingle |
Engineering EEE IC design Cryogenic temperature Digital circuit design Jong, Kelvin Keong Hua Cryogenic temperature resilient digital circuit design |
description |
This project presents the design of standard cells optimized for cryogenic temperature in TSMC 28nm technology. Quantum computing has garnered significant attention for its potential to revolutionize complex computational tasks with unparalleled energy efficiency. However, the operation of quantum computers relies on qubits, necessitating control electronics capable of operating at extremely low temperatures (mK range) while maintaining high-speed performance (few GHz). Conventional CMOS transistors exhibit altered properties at such temperatures, demanding the redesign of digital cells for quantum control applications. This project focuses on analyzing and optimizing the most important standard digital cells which are inverter, D flip-flop and 4 bits gray code counter to provide high-speed, low-power functional building blocks for quantum control applications. Through simulation, the project aims to address the unique challenges posed by cryogenic temperature operation and optimize standard cells to ensure functionality under such conditions while having low power and high-speed performance. Performance of the design will be compared with ARM standard cells. Insights gained and circuit designed from this research contribute to advancing quantum technology and pave the way for the development of efficient control electronics for quantum computing applications. |
author2 |
Goh Wang Ling |
author_facet |
Goh Wang Ling Jong, Kelvin Keong Hua |
format |
Final Year Project |
author |
Jong, Kelvin Keong Hua |
author_sort |
Jong, Kelvin Keong Hua |
title |
Cryogenic temperature resilient digital circuit design |
title_short |
Cryogenic temperature resilient digital circuit design |
title_full |
Cryogenic temperature resilient digital circuit design |
title_fullStr |
Cryogenic temperature resilient digital circuit design |
title_full_unstemmed |
Cryogenic temperature resilient digital circuit design |
title_sort |
cryogenic temperature resilient digital circuit design |
publisher |
Nanyang Technological University |
publishDate |
2024 |
url |
https://hdl.handle.net/10356/177025 |
_version_ |
1806059845133008896 |