Energy efficient hardware accelerators based on memory-centric computing architecture
Application specific integrated circuit (ASIC) design has gained immense popularity in recent years due to its ability to provide tailored solutions for specific applications. ASICs are designed to perform a specific set of functions or tasks and are optimized to achieve high performance and low pow...
Saved in:
Main Author: | Yu, Chengshuo |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/177433 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
Energy efficient SoC-based CGRA hardware computation accelerator
by: Zhou, Haidong
Published: (2024) -
ACCELERATING REAL-TIME COMPUTER VISION ALGORITHMS ON PARALLEL HARDWARE ARCHITECTURES.
by: ANG ZHI PING
Published: (2014) -
Hardware-accelerated shortest path computation
by: Yeo, Wei Jie
Published: (2016) -
Efficient hardware accelerator for NORX authenticated encryption
by: Kumar, Sachin, et al.
Published: (2020)