Secured asynchronous-logic cryptography circuits to countermeasure against side-channel attack
This thesis pertains to the investigation of asynchronous-logic design techniques as a countermeasure against the side-channel attack (SCA), i.e., an attack that exploits the secret key of cryptographic devices by analyzing their physical leakage information (e.g., power and electromagnetic). The go...
Saved in:
Main Author: | Ng, Jun Sheng |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/177498 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Dual-hiding side-channel-attack resistant FPGA-based asynchronous-logic AES : design, countermeasures and evaluation
by: Chong, Kwen-Siong, et al.
Published: (2021) -
Circuit and system design for optimal lightweight AES encryption on FPGA
by: Wong, Ming Ming, et al.
Published: (2018) -
Post-quantum attacks against symmetric-key cryptography systems
by: Pham, Thi Minh Phuong
Published: (2024) -
Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
by: Ho, Weng-Geng, et al.
Published: (2017) -
High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
by: Ho, Weng-Geng, et al.
Published: (2016)