The design and analysis of an input/output rail-to-rail Op-Amp with class-AB output drive in 55nm tech node

With the rapid advancement of technology, operational amplifiers (Op-Amps) have evolved into diverse categories, each designed for specific applications and models. The continuous progress in Very-Large-Scale Integration (VLSI) and complementary metal-oxide-semiconductor (CMOS) manufacturing has ope...

Full description

Saved in:
Bibliographic Details
Main Author: Lu, Sipeng
Other Authors: Siek Liter
Format: Thesis-Master by Coursework
Language:English
Published: Nanyang Technological University 2024
Subjects:
Online Access:https://hdl.handle.net/10356/181867
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
Description
Summary:With the rapid advancement of technology, operational amplifiers (Op-Amps) have evolved into diverse categories, each designed for specific applications and models. The continuous progress in Very-Large-Scale Integration (VLSI) and complementary metal-oxide-semiconductor (CMOS) manufacturing has opened new avenues for optimizing operational amplifier designs. In modern electronics, the demand has shifted towards amplifiers that offer low power consumption, wide bandwidth, high stability, high precision, and reduced production costs. This paper presents the design of an operational amplifier that addresses these demands. The design of the integrated circuit (IC) can be divided into three fundamental sections. The first section involves the input stage, which utilizes a differential amplifier configuration with a fixed conversion control mechanism, ensuring high performance and accuracy. The second section is the gain stage, where a single-stage amplifier configuration is adopted, augmented with a floating power source to improve gain characteristics significantly. The final section is the output stage, comprising an AB-class push-pull amplifier designed for optimal performance in power output. The fabrication process for this design leverages the Global Foundry 55nm CMOS technology. Simulation and verification results indicate that the practical implementation achieves a gain exceeding 80dB, a phase margin of 47.72°, and a unity-gain frequency of 29.25MHz, all while maintaining a power consumption of 201.6uW. Furthermore, the amplifier demonstrates an output swing ranging from 0V to 1.2V, with the ability to reliably drive capacitive loads up to 50pF and resistive loads of 10k ohm. This design showcases a robust and efficient solution for modern operational amplifier applications, meeting the high-performance requirements of contemporary electronic systems.