Frequency divider for general-purposed phase-locked loop frequency synthesizer
The designed Frequency Divider consists of two major parts, Dual-Modulus Prescalar (DMP) and PS-Sharing Counter. Design of the DMP is presented with consideration of low power consumption, while the emphasis of Frequency Divider is placed on the design of new PS-Sharing Counter. The PS-sharing Count...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3842 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
id |
sg-ntu-dr.10356-3842 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-38422023-07-04T15:40:03Z Frequency divider for general-purposed phase-locked loop frequency synthesizer Yang, Tong Jiang Ma, Guo Jian School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits The designed Frequency Divider consists of two major parts, Dual-Modulus Prescalar (DMP) and PS-Sharing Counter. Design of the DMP is presented with consideration of low power consumption, while the emphasis of Frequency Divider is placed on the design of new PS-Sharing Counter. The PS-sharing Counter is proposed based on pulse-swallow concept to replace conventional Programmable Counter and Swallow Counter. It has advantage of less hardware, by nature, less hardware occupies less die area and consumes less power supply than conventional design does. Master of Science (Integrated Circuit Design) 2008-09-17T09:38:49Z 2008-09-17T09:38:49Z 2003 2003 Thesis http://hdl.handle.net/10356/3842 Nanyang Technological University application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Yang, Tong Jiang Frequency divider for general-purposed phase-locked loop frequency synthesizer |
description |
The designed Frequency Divider consists of two major parts, Dual-Modulus Prescalar (DMP) and PS-Sharing Counter. Design of the DMP is presented with consideration of low power consumption, while the emphasis of Frequency Divider is placed on the design of new PS-Sharing Counter. The PS-sharing Counter is proposed based on pulse-swallow concept to replace conventional Programmable Counter and Swallow Counter. It has advantage of less hardware, by nature, less hardware occupies less die area and consumes less power supply than conventional design does. |
author2 |
Ma, Guo Jian |
author_facet |
Ma, Guo Jian Yang, Tong Jiang |
format |
Theses and Dissertations |
author |
Yang, Tong Jiang |
author_sort |
Yang, Tong Jiang |
title |
Frequency divider for general-purposed phase-locked loop frequency synthesizer |
title_short |
Frequency divider for general-purposed phase-locked loop frequency synthesizer |
title_full |
Frequency divider for general-purposed phase-locked loop frequency synthesizer |
title_fullStr |
Frequency divider for general-purposed phase-locked loop frequency synthesizer |
title_full_unstemmed |
Frequency divider for general-purposed phase-locked loop frequency synthesizer |
title_sort |
frequency divider for general-purposed phase-locked loop frequency synthesizer |
publishDate |
2008 |
url |
http://hdl.handle.net/10356/3842 |
_version_ |
1772827271875264512 |