Frequency divider for general-purposed phase-locked loop frequency synthesizer
The designed Frequency Divider consists of two major parts, Dual-Modulus Prescalar (DMP) and PS-Sharing Counter. Design of the DMP is presented with consideration of low power consumption, while the emphasis of Frequency Divider is placed on the design of new PS-Sharing Counter. The PS-sharing Count...
Saved in:
Main Author: | Yang, Tong Jiang |
---|---|
Other Authors: | Ma, Guo Jian |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3842 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design of a phase locked loop frequency synthesizer
by: Cheok, Giselle Chiau Leng.
Published: (2008) -
Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012) -
Design of frequency divider for 5GHz frequency synthesizers
by: Sanu Sanu Bhavan Mohammed.
Published: (2010) -
Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008) -
Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009)