Design of phase locked loop with PVT tolerance
This thesis proposes a VCO compensation technique that could reduce the VCO’s frequency variation across different PVT conditions. The technique incorporates a simple process variation detection circuit, a comparison circuit that generates digital control codes to control the current that goes to th...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/48093 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |