Design of phase locked loop with PVT tolerance
This thesis proposes a VCO compensation technique that could reduce the VCO’s frequency variation across different PVT conditions. The technique incorporates a simple process variation detection circuit, a comparison circuit that generates digital control codes to control the current that goes to th...
Saved in:
Main Author: | Chong, Kok Foong |
---|---|
Other Authors: | Siek Liter |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/48093 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a phase locked loop frequency synthesizer
by: Cheok, Giselle Chiau Leng.
Published: (2008) -
Design of a constant current relaxation oscillator (voltage controlled) with improved PVT tolerance
by: Tan, Chong Boon
Published: (2020) -
Low voltage phase-locked loop
by: Lee, Guan Boon.
Published: (2008) -
Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008) -
Mm-wave CMOS phase-locked loops
by: Yi, Xiang
Published: (2014)