Design of a high speed CMOS analog comparator
The comparators are widely used in the process of converting analog signals to discrete signals; as such they are required to perform at high speed. To avoid noise from triggering the comparator wrongly, hysteresis is included. However, in CMOS, offset voltage between input differential pair is quit...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project |
| Language: | English |
| Published: |
2010
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/40183 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| Summary: | The comparators are widely used in the process of converting analog signals to discrete signals; as such they are required to perform at high speed. To avoid noise from triggering the comparator wrongly, hysteresis is included. However, in CMOS, offset voltage between input differential pair is quite significant, hence proper design is required to achieve high performance both in speed and accuracy which is allowing the widest input and output dynamic range at a supply voltage of 1.2V.
This report is to introduce the fundamentals on the characterizations and applications of comparator. Different approaches in the design of the comparator have been studied by verifying the theoretical design with extensive simulations.
Hence the combination of open-loop and regenerative comparator is proposed for high speed operations in circuit level design and simulation results are also listed in the report. Finally, the IC layout has been designed and simulated. |
|---|