Low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications
We present in this thesis several algorithms and designs, and their IC implementation of low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications. The design methodologies span from circuit level, architecture level to algorithm level.
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/4315 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|