Low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications
We present in this thesis several algorithms and designs, and their IC implementation of low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications. The design methodologies span from circuit level, architecture level to algorithm level.
Saved in:
Main Author: | Gu, Jiangmin |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/4315 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
CMOS low power circuits for approximate computer arithmetic
by: Zhang, Han
Published: (2013) -
Design of low-power and low-voltage VLSI multipliers
by: Ong, Geok Ling.
Published: (2008) -
Low power and high performance arithmetic circuit
by: Hua, Ziyun.
Published: (2009) -
New BiCMOS device structures and circuits for low-voltage low-power applications
by: Yeo, Kiat Seng
Published: (2009) -
Basic logic circuits and arithmetic subsystems for low-power applications
by: Law, Chong Fatt.
Published: (2008)