Design of an ultra-low-voltage CMOS relaxation clock oscillator

This dissertation presents the design of a 0.45 V fully-integrated relaxation oscillator using TSMC 40nm CMOS process technology. It comprises, a 2-Transistor (2-T) voltage reference, a current reference generator and a comparator in conjunction of the associated switched-capacitor network. The 2-T...

全面介紹

Saved in:
書目詳細資料
主要作者: Zhao, Bingbing
其他作者: Chan Pak Kwong
格式: Thesis-Master by Coursework
語言:English
出版: Nanyang Technological University 2023
主題:
在線閱讀:https://hdl.handle.net/10356/168607
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!
機構: Nanyang Technological University
語言: English