Efficient architecture for MPEG-4 binary shape decoder
The objective of this project is to design an efficient architecture for MPEG-4 binary shape decoder. The efficiency if the architecture is investigated in terms of speed and area. Power minimization is also taken into consideration.
Saved in:
Main Author: | Jagannatharaja Thinakaran, J. T. |
---|---|
Other Authors: | Ho, Duan Juat |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4467 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Asic design for MPEG-4 AVC decoder
by: Zhang, Chaochao
Published: (2010) -
Efficient architectures for computation of binary logarithm
by: Low, Joshua Yung Lih
Published: (2014) -
Convolutional decoder design
by: Hu, Zhenggang.
Published: (2008) -
ASIC implementation of a video decoder
by: Dang Bao Duc
Published: (2011) -
New algorithms and VLSI architectures for efficient RNS computations
by: Tay, Thian Fatt
Published: (2016)