Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process
Content Addressable Memory (CAM) is extensively used in many high speed data searching applications due to its high speed and single clock cycle throughput characteristics. However, this comes at a cost of high power consumption mainly due to the match line sense amplifier. Therefore, a lot of works...
Saved in:
Main Author: | Tan, Xiao Liang. |
---|---|
Other Authors: | Yeo Kiat Seng |
Format: | Final Year Project |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/45740 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A PVT-tolerant relaxation oscillator in 65nm CMOS
by: Cimbili Bharath Kumar
Published: (2017) -
Analysis and synthesis of millimeter-wave low noise amplifier in 65-nm CMOS
by: Zeng, Yunjia
Published: (2011) -
Ultra low-power design techniques for content addressable memory (CAM)
by: Li, Chun Yin.
Published: (2012) -
A D-band amplifier in 65 nm bulk CMOS for short-distance data center communication
by: Huang, Qijun, et al.
Published: (2018) -
Design of a 60-GHz voltage-controlled oscillator in 65nm CMOS
by: Wang, Haitao
Published: (2011)