Translation of HDL circuit description to circuit netlist
For a top-down system design, Hardware Description Language (HDL) is often used for high-level specification and behaviour simulations. Whereas for a bottom-up circuit design, the circuit designer will normally be dealing with device models for circuit simulation.
Saved in:
Main Author: | Ma, Su Yamin |
---|---|
Other Authors: | Lam, Yvonne Ying Hung |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4863 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Circuit analysis for camouflage netlists
by: Liu, YuCong
Published: (2021) -
Efficient and accurate extraction of full-wave equivalent circuit for printed circuit structures
by: Chua, Eng Kee
Published: (2008) -
Electronic circuits and systems
by: Do, Manh Anh
Published: (2008) -
Macromodelling of analogue circuits using VHDL-AMS
by: Su, Latt Mon.
Published: (2008) -
Self-timed CMOS circuits
by: Lakshminarayanan Srinivasan
Published: (2008)