Design of the low-voltage CMOS analog multiplier
Analog multipliers have wide range of applications in analog signal processing. Multiplying two real-time analog signals is an important operation in filter, mixer and modulator designs. With the shrinking size of transistor and the increasing demand for low-power devices, it is required to design a...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Final Year Project |
| 語言: | English |
| 出版: |
2012
|
| 主題: | |
| 在線閱讀: | http://hdl.handle.net/10356/50254 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 總結: | Analog multipliers have wide range of applications in analog signal processing. Multiplying two real-time analog signals is an important operation in filter, mixer and modulator designs. With the shrinking size of transistor and the increasing demand for low-power devices, it is required to design analog multipliers compatible with low supply voltage. The CMOS analog multiplier has been proposed in many configurations but low-voltage low-power CMOS analog multiplier is still a challenging subject in Integrated Circuit design today. In this thesis, a four quadrant CMOS analog multiplier with 1V supply voltage is presented utilizing the 0.18um process technology. The multiplier is capable of accepting 200mV peak-to-peak input voltage at both input ports and has good linearity within this input range. |
|---|