Low power asynchronous digital signal processor
This thesis pertains to the design of a digital signal processor (DSP) with emphasis on lowpower for power-sensitive applications such as battery-operated embedded systems. The low-power attribute is largely obtained by means of exploiting the idiosyncrasies of asynchronous-logic, an emerging design...
Saved in:
Main Author: | Shi, Yiqiong. |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/52419 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of test setup for asynchronous digital signal processor
by: Chua, Qijing.
Published: (2009) -
Parallel adaptive signal processing using parallel digital signal processors
by: Quay, Cindy.
Published: (2009) -
Parallel adaptive signal processing using parallel digital signal processors
by: Gan, Woon Seng, et al.
Published: (2008) -
Parallel image segmentation using parallel digital signal processors
by: Cai, Jian
Published: (2008) -
Micropower low voltage digital signal processors based on asynchronous logic
by: Gwee, Bah Hwee., et al.
Published: (2008)